

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S2	0	network adj on adj chip	US-PGPUB; USPAT	OR	ON	2005/08/22 13:46
S3	0	network adj on adj chip	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/22 14:00
S4	4	network adj one adj chip	US-PGPUB; USPAT	OR	ON	2005/08/22 16:12
S5	9	phoenix near2 processor	US-PGPUB; USPAT	OR	ON	2005/08/22 15:00
S6	42	(plural plurlaity multiple multi) adj2 cores and (port channel) and ("L2" "L-2" "I2" "I-2" "level-2" "level 2" "level-two" level adj two) and ("multi-thread" "multi-threaded" "multi-threading" multithread\$3 (multiple plural plurality) adj thread) and data adj cache and instruction adj cache	US-PGPUB; USPAT	OR	ON	2005/08/24 12:29
S7	1	"20040103248"	US-PGPUB; USPAT	OR	ON	2005/08/22 16:00
S8	1	"20040103248"	US-PGPUB; USPAT	OR	ON	2005/08/22 16:00
S9	3	"682579".ap.	US-PGPUB; USPAT	OR	ON	2005/08/22 16:42
S10	1	"6668308".pn.	US-PGPUB; USPAT	OR	ON	2005/08/22 16:57
S11	1	"20020046324"	US-PGPUB; USPAT	OR	ON	2005/08/22 17:01
S12	4	"210655".ap.	US-PGPUB; USPAT	OR	ON	2005/08/22 17:04
S13	1	"20020046324"	US-PGPUB; USPAT	OR	ON	2005/08/22 17:03
S14	1	"6668308".pn.	US-PGPUB; USPAT	OR	ON	2005/08/22 17:03
S15	5	(method and system and exclusive and caching).ti.	US-PGPUB; USPAT	OR	ON	2005/08/22 17:10
S16	4	("6457100" "6202127" "5440752" "5457679").pn.	US-PGPUB; USPAT	OR	ON	2005/08/23 09:45

S17	198	cores and (data adj2 (cash cashe cache) "d-cache" Dcache) and (instruction adj2 (cache cashe cash) "i-cache" icache) and ("L2" "L-2" "I2" "I-2" "level-2" "level 2" "level-two" level adj two) and ("multi-thread" "multi-threaded" "multi-threading" multithread\$3 (multiple plural plurality) adj thread)	US-PGPUB; USPAT	OR	ON	2005/08/23 10:01
S18	42	(plural plurlaity multiple multi) adj2 cores and (port channel) and ("L2" "L-2" "I2" "I-2" "level-2" "level 2" "level-two" level adj two) and ("multi-thread" "multi-threaded" "multi-threading" multithread\$3 (multiple plural plurality) adj thread) and data adj cache and instruction adj cache	US-PGPUB; USPAT	OR	ON	2005/08/23 10:20
S19	198	cores and (data adj2 (cash cashe cache) "d-cache" Dcache) and (instruction adj2 (cache cashe cash) "i-cache" icache) and ("L2" "L-2" "I2" "I-2" "level-2" "level 2" "level-two" level adj two) and ("multi-thread" "multi-threaded" "multi-threading" multithread\$3 (multiple plural plurality) adj thread)	US-PGPUB; USPAT	OR	ON	2005/08/23 11:06
S20	156	S19 not S18	US-PGPUB; USPAT	OR	ON	2005/08/23 10:20
S21	110	core with ("multi-thread" "multi-threaded" "multi-threading" multithread\$3 (multiple plural plurality) adj thread) and data adj cache and instruction adj cache	US-PGPUB; USPAT	OR	ON	2005/08/23 10:26
S22	76	S21 not S18	US-PGPUB; USPAT	OR	ON	2005/08/23 11:06
S23	50	cores and (data adj2 (cash cashe cache) "d-cache" Dcache) and (instruction adj2 (cache cashe cash) "i-cache" icache) and ("L2" "L-2" "I2" "I-2" "level-2" "level 2" "level-two" level adj two) and ("multi-thread" "multi-threaded" "multi-threading" multithread\$3 (multiple plural plurality) adj thread) and bridge	US-PGPUB; USPAT	OR	ON	2005/08/23 13:03

S24	59	cores and message near5 network and switch and bridge and ("multi-thread" "multi-stream" "multi-threaded" "multi-streamed" "multi-threading" "multi-streaming" multithread\$3 multistream\$3 (multiple plural plurality dual two four eight) adj (thread stream)) and data adj cache and instruction adj cache	US-PGPUB; USPAT	OR	ON	2005/08/23 13:03
S25	6	"491029".ap.	US-PGPUB; USPAT	OR	ON	2005/08/23 11:40
S26	50	cores and (data adj2 (cash cashe cache) "d-cache" Dcache) and (instruction adj2 (cache cashe cash) "i-cache" icache) and ("L2" "L-2" "I2" "I-2" "level-2" "level 2" "level-two" level adj two) and ("multi-thread" "multi-threaded" "multi-threading" multithread\$3 (multiple plural plurality) adj thread) and bridge	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/23 13:03
S27	59	cores and message near5 network and switch and bridge and ("multi-thread" "multi-stream" "multi-threaded" "multi-streamed" "multi-threading" "multi-streaming" multithread\$3 multistream\$3 (multiple plural plurality dual two four eight) adj (thread stream)) and data adj cache and instruction adj cache	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/23 14:23
S28	75	cores and message near5 network and switch and ("multi-thread" "multi-stream" "multi-threaded" "multi-streamed" "multi-threading" "multi-streaming" multithread\$3 multistream\$3 (multiple plural plurality dual two four eight) adj (thread stream)) and data adj cache and instruction adj cache	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/23 14:23
S29	5	S28 not "27"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/23 14:23
S30	75	S28 not "s27"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/23 14:23

S31	59	cores and message near5 network and switch and bridge and ("multi-thread" "multi-stream" "multi-threaded" "multi-streamed" "multi-threading" "multi-streaming" multithread\$3 multistream\$3 (multiple plural plurality dual two four eight) adj (thread stream)) and data adj cache and instruction adj cache	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/23 14:23
S32	16	S28 not S31	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/23 14:49
S33	127	cores with ("multi-thread" "multi-stream" "multi-threaded" "multi-streamed" "multi-threading" "multi-streaming" multithread\$3 multistream\$3 (multiple plural plurality dual two four eight) adj (thread stream)) and data adj cache and instruction adj cache	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/23 14:58
S34	53	S33 and bridge	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/23 14:58
S35	0	"200200469324"	US-PGPUB; USPAT	OR	ON	2005/08/23 16:33
S36	1	"20020046324"	US-PGPUB; USPAT	OR	ON	2005/08/23 16:33
S37	3	"682579".ap.	US-PGPUB; USPAT	OR	ON	2005/08/24 10:08
S38	1	"20040103248"	US-PGPUB; USPAT	OR	ON	2005/08/24 10:13
S39	1	"6629268".pn.	US-PGPUB; USPAT	OR	ON	2005/08/24 11:48
S40	1204	711/117,119,125,126.ccls.	US-PGPUB; USPAT	OR	ON	2005/08/24 11:49
S41	1204	711/117,119,125,126.ccls.1 and switch and bridge and ("L2" "L-2" "I2" "I-2" "level-2" "level 2" "level-two" level adj two adj cache second adj level adj cache "second-level" adj cache)	US-PGPUB; USPAT	OR	ON	2005/08/24 11:51
S42	26	S40 and switch and bridge and ("L2" "L-2" "I2" "I-2" "level-2" "level 2" "level-two" level adj two adj cache second adj level adj cache "second-level" adj cache)	US-PGPUB; USPAT	OR	ON	2005/08/24 11:54

S43	2	gone adj idle adj controller	US-PGPUB; USPAT	OR	ON	2005/08/24 11:55
S44	8	crossbar adj "350"	US-PGPUB; USPAT	OR	ON	2005/08/24 11:55
S45	586095	processor "540"	US-PGPUB; USPAT	OR	ON	2005/08/24 11:55
S46	260	processor adj "540"	US-PGPUB; USPAT	OR	ON	2005/08/24 11:56
S47	4	processor adj "540" with 560a	US-PGPUB; USPAT	OR	ON	2005/08/24 11:56
S48	100	memory adj storage adj unit and MSU	US-PGPUB; USPAT	OR	ON	2005/08/24 11:56
S49	56	S48 and POD	US-PGPUB; USPAT	OR	ON	2005/08/24 11:57
S50	20	S49 and crossbar and bridge	US-PGPUB; USPAT	OR	ON	2005/08/24 11:57
S51	173	("multi-thread" "multi-threaded" "multi-threading" multithread\$3 (multiple plural plurality) adj thread) same cores and network and ("L2" "L-2" "I2" "I-2" "level-2" "level 2" "level-two" level adj two) and switch	US-PGPUB; USPAT	OR	ON	2005/08/24 12:56
S52	1	"6799252".pn.	US-PGPUB; USPAT	OR	ON	2005/08/24 12:56

PALM INTRANET

Day : Wednesday
Date: 8/24/2005
Time: 20:29:36

Inventor Name Search Result

Your Search was:

Last Name = HASS

First Name = DAVID

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<u>60641505</u>	Not Issued	020	01/05/2005	METHOD AND APPARATUS TO AUTOMATE DONATIONS AND MATCHING GIFTS PROCESSING INCLUDING CORPORATE GIVING PROGRAMS	HASSAN, DAVID
<u>60633360</u>	Not Issued	020	12/03/2004	HOLLOW FIBER COMPOSITE MIXED MATRIX MEMBRANE SPUN WITH ELECTROSTATICALLY STABILIZED SIEVE PARTICLES	HASSE, DAVID J.
<u>60556855</u>	Not Issued	159	03/26/2004	WATER-WASHED SSZ-13 FOR USE IN MIXED MATRIX MEMBRANES FOR GAS SEPARATIONS	HASSE, DAVID J.
<u>60490236</u>	Not Issued	159	07/25/2003	ADVANCED TELECOMMUNICATIONS PROCESSOR	HASS, DAVID T.
<u>60455972</u>	Not Issued	159	03/19/2003	WATER-WASHED SSZ-13 FOR USE IN MIXED MATRIX MEMBRANES FOR GAS SEPARATION	HASSE, DAVID J.
<u>60444693</u>	Not Issued	159	02/04/2003	PROCEDE D'ALLOCATION DE SIEGES A DES CLIENTS DANS UN SYSTEME DE RESERVATION PAR ORDINATEUR	HASSAN, DAVID
<u>60416838</u>	Not Issued	159	10/08/2002	ADVANCED TELECOMMUNICATIONS PROCESSOR	HASS, DAVID T.
<u>60303354</u>	Not Issued	159	07/06/2001	CONTENT SERVICE AGGREGATION SYSTEM	HASS, DAVID
<u>60075105</u>	Not Issued	159	02/18/1998	CARGO RESTRAINT AND METHOD OF USING SAME	HASS, DAVID T.
<u>11091619</u>	Not Issued	019	01/01/0001	NOVEL METHOD OF MAKING MIXED MATRIX MEMBRANES USING ELECTROSTATICALLY STABILIZED SUSPENSIONS	HASSE, DAVID J.
<u>10945532</u>	Not Issued	020	09/20/2004	IMPLANTABLE PROSTHESIS FOR SOFT TISSUE REPAIR	HASS, DAVID W.
<u>10931014</u>	Not Issued	020	08/31/2004	ADVANCED PROCESSOR WITH MECHANISM FOR PACKET DISTRIBUTION AT HIGH LINE RATE	HASS, DAVID T.
<u>10931003</u>	Not Issued	020	08/31/2004	ADVANCED PROCESSOR WITH INTERRUPT DELIVERY MECHANISM FOR MULTI-THREADED MULTI-CPU SYSTEM ON A CHIP	HASS, DAVID T.
<u>10930939</u>	Not Issued	030	08/31/2004	ADVANCED PROCESSOR WITH MECHANISM FOR MAXIMIZING RESOURCE USAGE IN AN IN-ORDER PIPELINE WITH MULTIPLE THREADS	HASS, DAVID T.
<u>10930938</u>	Not Issued	030	08/31/2004	ADVANCED PROCESSOR WITH OUT OF ORDER LOAD STORE SCHEDULING IN AN IN ORDER PIPELINE	HASS, DAVID T.
<u>10930937</u>	Not Issued	030	08/31/2004	ADVANCED PROCESSOR WITH INTERFACING MESSAGING NETWORK TO A CPU	HASS, DAVID T.
<u>10930456</u>	Not Issued	030	08/31/2004	ADVANCED PROCESSOR WITH MECHANISM FOR ENFORCING ORDERING BETWEEN INFORMATION SENT ON TWO INDEPENDENT NETWORKS	HASS, DAVID T.
<u>10930455</u>	Not Issued	030	08/31/2004	ADVANCED PROCESSOR WITH MECHANISM FOR FAST PACKET QUEUING OPERATIONS	HASS, DAVID T.
<u>10930187</u>	Not Issued	030	08/31/2004	ADVANCED PROCESSOR WITH IMPLEMENTATION OF MEMORY ORDERING ON A RING BASED DATA MOVEMENT NETWORK	HASS, DAVID T.

<u>10930186</u>	Not Issued	020	08/31/2004	ADVANCED PROCESSOR WITH SCHEME FOR OPTIMAL PACKET FLOW IN A MULTI-PROCESSOR SYSTEM ON A CHIP	HASS, DAVID T.
<u>10930179</u>	Not Issued	020	08/31/2004	ADVANCED PROCESSOR WITH USE OF BRIDGES ON A DATA MOVEMENT RING FOR OPTIMAL REDIRECTION OF MEMORY AND I/O TRAFFIC	HASS, DAVID T.
<u>10898150</u>	Not Issued	030	07/23/2004	ADVANCED PROCESSOR TRANSLATION LOOKASIDE BUFFER MANAGEMENT IN A MULTITHREADED SYSTEM	HASS, DAVID T.
<u>10898008</u>	Not Issued	030	07/23/2004	ADVANCED PROCESSOR WITH SYSTEM ON A CHIP INTERCONNECT TECHNOLOGY	HASS, DAVID T.
<u>10898007</u>	Not Issued	030	07/23/2004	ADVANCED PROCESSOR SCHEDULING IN A MULTITHREADED SYSTEM	HASS, DAVID T.
<u>10897577</u>	Not Issued	030	07/23/2004	ADVANCED PROCESSOR WITH CACHE COHERENCY	HASS, DAVID T.
<u>10897576</u>	Not Issued	030	07/23/2004	ADVANCED PROCESSOR WITH NOVEL LEVEL 2 CACHE DESIGN	HASS, DAVID T.
<u>10682579</u>	Not Issued	030	10/08/2003	ADVANCED TELECOMMUNICATIONS PROCESSOR	HASS, DAVID T.
<u>10520115</u>	Not Issued	020	01/03/2005	METHOD OF ALLOCATING SEATS TO CUSTOMERS IN A COMPUTER RESERVATION SYSTEM	HASSAN, DAVID
<u>10191742</u>	Not Issued	030	07/08/2002	CONTENT SERVICE AGGREGATION SYSTEM	HASS, DAVID
<u>10106925</u>	<u>6901482</u>	150	03/25/2002	MANAGING OWNERSHIP OF A FULL CACHE LINE USING A STORE-CREATE OPERATION	HASS, DAVID
<u>10105993</u>	<u>6892282</u>	150	03/25/2002	RING BASED MULTI-PROCESSING SYSTEM	HASS, DAVID
<u>10105924</u>	<u>6880049</u>	150	03/25/2002	SHARING A SECOND TIER CACHE MEMORY IN A MULTI-PROCESSOR	HASS, DAVID
<u>10105732</u>	<u>6862669</u>	150	03/25/2002	FIRST TIER CACHE MEMORY PREVENTING STALE DATA STORAGE	HASS, DAVID
<u>09960423</u>	<u>6626980</u>	150	09/21/2001	MIXED MATRIX MEMBRANES INCORPORATING CHABAZITE TYPE MOLECULAR SIEVES	HASSE, DAVID J.
<u>09960194</u>	<u>6508860</u>	150	09/21/2001	GAS SEPARATION MEMBRANE WITH ORGANOSILICON-TREATED MOLECULAR SIEVE	HASSE, DAVID J.
<u>09900481</u>	<u>6839808</u>	150	07/06/2001	"PROCESSING CLUSTER HAVING MULTIPLE COMPUTE ENGINES AND SHARES TIER ONE CACHES"	HASS, DAVID
<u>09403350</u>	<u>6729394</u>	150	01/07/2000	COMMUNICATING HORIZONTAL WELL NETWORK	HASSAN, DAVID J
<u>09223843</u>	<u>6591359</u>	150	12/31/1998	MAPPING VIRTUA REGISTER SPECIFICATIONS TO PHYSICAL REGISTERS IN A PIPELINED PROCESSOR	HASS, DAVID
<u>08864215</u>	<u>5862101</u>	150	05/24/1997	PATTERNED INDICATORS	HASS, DAVID J.
<u>08686577</u>	<u>5771973</u>	150	07/26/1996	SINGLE WELL VAPOR EXTRACTION PROCESS	HASSAN, DAVID J.
<u>07706522</u>	Not Issued	169	05/28/1991	ELECTRONIC CONTROL FLOW VALVE	HASS, DAVID N.
<u>07673676</u>	<u>5276309</u>	150	03/22/1991	FOOD CONDITIONING CHEST	HASSE, DAVID
<u>07388861</u>	<u>4964643</u>	150	08/03/1989	FOLDABLE GAME BOARD AND METHOD OF MAKING THE SAME	HASS, DAVID L.
<u>07374354</u>	Not Issued	161	06/30/1989	SUN SCREENING	HASSALL, DAVID N. H.
<u>07307369</u>	<u>5050062</u>	150	02/06/1989	TEMPERATURE CONTROLLED FLUID SYSTEM	HASS, DAVID N.
<u>07152058</u>	<u>D314984</u>	150	02/04/1988	HANGTAG	HASS, DAVID J.
<u>06837500</u>	<u>4931938</u>	150	03/07/1986	MICROCOMPUTER CONTROLLED FAUCET	HASS, DAVID
<u>06407437</u>	Not Issued	163	08/12/1982	SUN SCREENING	HASSALL, DAVID N. H.

Search and Display More Records.

Last Name First Name
 Search Another: Inventor HASS DAVID

PALM INTRANET

Day : Wednesday
Date: 8/24/2005
Time: 20:30:35

Inventor Name Search Result

Your Search was:

Last Name = ZAIDI

First Name = NAZAR

Application#	Patent#	Status	Date Filed	Title	Inventor Name
60490236	Not Issued	159	07/25/2003	ADVANCED TELECOMMUNICATIONS PROCESSOR	ZAIDI, NAZAR A.
60416838	Not Issued	159	10/08/2002	ADVANCED TELECOMMUNICATIONS PROCESSOR	ZAIDI, NAZAR A.
60303354	Not Issued	159	07/06/2001	CONTENT SERVICE AGGREGATION SYSTEM	ZAIDI, NAZAR
60120396	Not Issued	159	02/17/1999	METHOD OF DYNAMICALLY EXPANDING AND EXECUTING MICROCODE ROUTINES	ZAIDI, NAZAR
10682579	Not Issued	030	10/08/2003	ADVANCED TELECOMMUNICATIONS PROCESSOR	ZAIDI, NAZAR A.
10247894	Not Issued	041	09/19/2002	PROCESSOR UTILIZING NOVEL ARCHITECTURAL ORDERING SCHEME	ZAIDI, NAZAR A.
10191746	Not Issued	030	07/08/2002	CONTENT SERVICE AGGREGATION SYSTEM CONTROL ARCHITECTURE	ZAIDI, NAZAR
10191742	Not Issued	030	07/08/2002	CONTENT SERVICE AGGREGATION SYSTEM	ZAIDI, NAZAR
10106925	6901482	150	03/25/2002	MANAGING OWNERSHIP OF A FULL CACHE LINE USING A STORE-CREATE OPERATION	ZAIDI, NAZAR
10105993	6892282	150	03/25/2002	RING BASED MULTI-PROCESSING SYSTEM	ZAIDI, NAZAR
10105979	6920542	150	03/25/2002	APPLICATION PROCESSING EMPLOYING A COPROCESSOR	ZAIDI, NAZAR
10105973	6898673	150	03/25/2002	CO-PROCESSOR INCLUDING A MEDIA ACCESS CONTROLLER	ZAIDI, NAZAR
10105972	6895477	150	03/25/2002	RING-BASED MEMORY REQUESTS IN A SHARED MEMORY MULTI-PROCESSOR	ZAIDI, NAZAR
10105924	6880049	150	03/25/2002	SHARING A SECOND TIER CACHE MEMORY IN A MULTI-PROCESSOR	ZAIDI, NAZAR
10105151	6745289	150	03/25/2002	PROCESSING PACKETS IN CACHE MEMORY	ZAIDI, NAZAR
10037144	Not Issued	041	12/21/2001	CROSS-BAR SWITCH WITH SINK PORT ACCEPTING MULTIPLE PACKETS	ZAIDI, NAZAR
10036762	Not Issued	041	12/21/2001	CROSS-BAR SWITCH INCORPORATING A SINK PORT WITH RETRY CAPABILITY	ZAIDI, NAZAR
10036622	Not Issued	041	12/21/2001	CROSS-BAR SWITCH EMPLOYING A MULTIPLE ENTRY POINT FIFO	ZAIDI, NAZAR
10036603	Not Issued	071	12/21/2001	CROSS-BAR SWITCH SUPPORTING IMPLICIT MULTICAST ADDRESSING	ZAIDI, NAZAR
10036602	Not Issued	071	12/21/2001	CROSS-BAR SWITCH WITH EXPLICIT MULTICAST SUPPORT	ZAIDI, NAZAR
10036595	Not Issued	092	12/21/2001	CROSS-BAR SWITCH WITH BANDWIDTH ALLOCATION	ZAIDI, NAZAR
09900514	Not Issued	061	07/06/2001	CROSS-BAR SWITCH	ZAIDI, NAZAR
09900481	6839808	150	07/06/2001	"PROCESSING CLUSTER HAVING MULTIPLE COMPUTE ENGINES AND SHARES TIER ONE CACHES"	ZAIDI, NAZAR
09520424	6574689	150	03/08/2000	METHOD AND APPARATUS FOR LIVE-LOCK PREVENTION	ZAIDI, NAZAR A.
09505949	Not Issued	121	02/15/2000	METHOD AND APPARATUS FOR ACHIEVING ARCHITECTURAL CORRECTNESS IN A MULTI-MODE PROCESSOR PROVIDING FLOATING-POINT SUPPORT	ZAIDI, NAZAR ABBAS

<u>09476660</u>	<u>6581154</u>	150	12/31/1999	EXPANDING MICROCODE ASSOCIATED WITH FULL AND PARTIAL WIDTH MACROINSTRUCTIONS	ZAIDI, NAZAR A.
<u>09473577</u>	<u>6542981</u>	150	12/28/1999	MICROCODE UPGRADE AND SPECIAL FUNCTION SUPPORT BY EXECUTING RISC INSTRUCTION TO INVOKE RESIDENT MICROCODE	ZAIDI, NAZAR ABBAS
<u>09314439</u>	<u>6055652</u>	150	05/19/1999	MULTIPLE SEGMENT REGISTER USE WITH DIFFERENT OPERAND SIZE	ZAIDI, NAZAR A.
<u>09217774</u>	<u>6523106</u>	150	12/21/1998	METHOD AND APPARATUS FOR EFFICIENT PIPELINING	ZAIDI, NAZAR A.
<u>09209094</u>	<u>6292882</u>	150	12/10/1998	METHOD AND APPARATUS FOR FILTERING VALID INFORMATION FOR DOWNSTREAM PROCESSING	ZAIDI, NAZAR
<u>09183084</u>	<u>6363408</u>	150	10/30/1998	METHOD AND APPARATUS FOR SUMMING SELECTED BITS FROM A PLURALITY OF MACHINE VECTORS	ZAIDI, NAZAR A.
<u>09089736</u>	<u>6237088</u>	150	06/03/1998	SYSTEM AND METHOD FOR TRACKING IN-FLIGHT INSTRUCTIONS IN A PIPELINE	ZAIDI, NAZAR A.
<u>09088634</u>	<u>6405307</u>	150	06/02/1998	APPARATUS AND METHOD FOR DETECTING AND HANDLING SELF-MODIFYING CODE CONFLICTS IN AN INSTRUCTION FETCH PIPELINE	ZAIDI, NAZAR A.
<u>09002774</u>	<u>6044456</u>	150	01/05/1998	SYSTEM AND METHOD TO MAINTAIN SYNCHRONIZATION OF DATA BETWEEN MULTIPLE PARALLEL FRONT-END PIPELINES	ZAIDI, NAZAR A.
<u>09002236</u>	<u>5961615</u>	150	12/31/1997	METHOD AND APPARATUS FOR QUEUING DATA	ZAIDI, NAZAR A.
<u>09001741</u>	<u>6216221</u>	150	12/31/1997	METHOD AND APPARATUS FOR EXPANDING INSTRUCTIONS	ZAIDI, NAZAR A.
<u>09001251</u>	<u>5996064</u>	150	12/30/1997	METHOD AND APPARATUS FOR GUARANTEEING MINIMUM VARIABLE SCHEDULE DISTANCE BY USING POST-READY LATENCY	ZAIDI, NAZAR A.
<u>09001170</u>	<u>5961630</u>	150	12/30/1997	METHOD AND APPARATUS FOR HANDLING DYNAMIC STRUCTURAL HAZARDS AND EXCEPTIONS BY USING POST-READY LATENCY	ZAIDI, NAZAR A.
<u>08994400</u>	<u>5954814</u>	150	12/19/1997	SYSTEM FOR USING A BRANCH PREDICTION UNIT TO ACHIEVE SERIALIZATION BY FORCING A BRANCH MIS-PREDICTION TO FLUSH A PIPELINE	ZAIDI, NAZAR A.
<u>08986008</u>	<u>6032250</u>	150	12/05/1997	METHOD AND APPARATUS FOR IDENTIFYING INSTRUCTION BOUNDARIES	ZAIDI, NAZAR
<u>08780255</u>	<u>6065105</u>	150	01/08/1997	DEPENDENCY MATRIX	ZAIDI, NAZAR
<u>08780249</u>	<u>6016540</u>	150	01/08/1997	METHOD AND APPARATUS FOR SCHEDULING INSTRUCTIONS IN WAVES	ZAIDI, NAZAR
<u>08779791</u>	<u>6049897</u>	150	01/07/1997	MULTIPLE SEGMENT REGISTER USE WITH DIFFERENT OPERAND SIZE	ZAIDI, NAZAR A.
<u>08769068</u>	<u>5918031</u>	150	12/18/1996	COMPUTER UTILIZING SPECIAL MICRO-OPERATIONS FOR ENCODING OF MULTIPLE VARIANT CODE FLOWS	ZAIDI, NAZAR A.
<u>08672409</u>	<u>5944818</u>	150	06/28/1996	METHOD & APPARATUS FOR ACCELERATED INSTRUCTION RESTART IN A MICROPROCESSOR	ZAIDI, NAZAR A.

Inventor Search Completed: No Records to Display.

Last Name First Name
 Search Another: Inventor

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

PALM INTRANET

Day : Wednesday
Date: 8/24/2005
Time: 20:30:53

Inventor Name Search Result

Your Search was:

Last Name = RASHID

First Name = ABBAS

Application#	Patent#	Status	Date Filed	Title	Inventor Name
60303354	Not Issued	159	07/06/2001	CONTENT SERVICE AGGREGATION SYSTEM	RASHID, ABBAS
10931003	Not Issued	020	08/31/2004	ADVANCED PROCESSOR WITH INTERRUPT DELIVERY MECHANISM FOR MULTI-THREADED MULTI-CPU SYSTEM ON A CHIP	RASHID, ABBAS
10930939	Not Issued	030	08/31/2004	ADVANCED PROCESSOR WITH MECHANISM FOR MAXIMIZING RESOURCE USAGE IN AN IN-ORDER PIPELINE WITH MULTIPLE THREADS	RASHID, ABBAS
10930937	Not Issued	030	08/31/2004	ADVANCED PROCESSOR WITH INTERFACING MESSAGING NETWORK TO A CPU	RASHID, ABBAS
10930455	Not Issued	030	08/31/2004	ADVANCED PROCESSOR WITH MECHANISM FOR FAST PACKET QUEUING OPERATIONS	RASHID, ABBAS
10930186	Not Issued	020	08/31/2004	ADVANCED PROCESSOR WITH SCHEME FOR OPTIMAL PACKET FLOW IN A MULTI-PROCESSOR SYSTEM ON A CHIP	RASHID, ABBAS
10930175	Not Issued	020	08/31/2004	ADVANCED PROCESSOR WITH A THREAD AWARE RETURN ADDRESS STACK OPTIMALLY USED ACROSS ACTIVE THREADS	RASHID, ABBAS
10898008	Not Issued	030	07/23/2004	ADVANCED PROCESSOR WITH SYSTEM ON A CHIP INTERCONNECT TECHNOLOGY	RASHID, ABBAS
10898007	Not Issued	030	07/23/2004	ADVANCED PROCESSOR SCHEDULING IN A MULTITHREADED SYSTEM	RASHID, ABBAS
10682579	Not Issued	030	10/08/2003	ADVANCED TELECOMMUNICATIONS PROCESSOR	RASHID, ABBAS
10458493	Not Issued	041	06/09/2003	DEFERRED SHADING GRAPHICS PIPELINE PROCESSOR HAVING ADVANCED FEATURES	RASHID, ABBAS
10191742	Not Issued	030	07/08/2002	CONTENT SERVICE AGGREGATION SYSTEM	RASHID, ABBAS
10037144	Not Issued	041	12/21/2001	CROSS-BAR SWITCH WITH SINK PORT ACCEPTING MULTIPLE PACKETS	RASHID, ABBAS
10036762	Not Issued	041	12/21/2001	CROSS-BAR SWITCH INCORPORATING A SINK PORT WITH RETRY CAPABILITY	RASHID, ABBAS
10036622	Not Issued	041	12/21/2001	CROSS-BAR SWITCH EMPLOYING A MULTIPLE ENTRY POINT FIFO	RASHID, ABBAS
10036603	Not Issued	071	12/21/2001	CROSS-BAR SWITCH SUPPORTING IMPLICIT MULTICAST ADDRESSING	RASHID, ABBAS
10036602	Not Issued	071	12/21/2001	CROSS-BAR SWITCH WITH EXPLICIT MULTICAST SUPPORT	RASHID, ABBAS
10036595	Not Issued	092	12/21/2001	CROSS-BAR SWITCH WITH BANDWIDTH ALLOCATION	RASHID, ABBAS
09900514	Not Issued	061	07/06/2001	CROSS-BAR SWITCH	RASHID, ABBAS
09724663	Not Issued	041	11/28/2000	METHOD AND APPARATUS FOR GENERATING TEXTURE	RASHID, ABBAS
09378408	6288730	150	08/20/1999	METHOD AND APPARATUS FOR GENERATING TEXTURE	RASHID, ABBAS
09377503	6717576	150	08/20/1999	DEFERRED SHADINGGRAPHICS PIPELINE PROCESSOR HAVING ADVANCED FEATURES	RASHID, ABBAS
08996070	5989441	150	12/22/1997	RECOVERY OF FUNCTIONAL HUMAN LEUKOCYTES FROM RECYCLED FILTERS	RASHIDBAIGI, ABBAS

<u>08454444</u>	<u>5676942</u>	150	05/25/1995	COMPOSITION CONTAINING HUMAN ALPHA INTERFERON SPECIES PROTEINS AND METHOD FOR USE THEREOF	RASHIDBAIGI, ABBAS
<u>08144601</u>	Not Issued	164	10/27/1993	COMPOSITION CONTAINING HUMAN ALPHA INTERFERON SPECIES PROTEINS AND METHOD FOR USE THEREOF	RASHIDBAIGI, ABBAS
<u>08129089</u>	<u>5503828</u>	150	10/05/1993	ALPHA INTERFERON COMPOSITION AND METHOD FOR ITS PRODUCTION FROM HUMAN PERIPHERAL BLOOD LEUKOCYTES	RASHIDBAIGI, ABBAS
<u>07835030</u>	Not Issued	161	02/10/1992	METHOD FOR INTERFERON PRODUCTION FROM HUMAN PERIPHERAL BLOOD LEUKOCYTES AND ALPHA INTERFERON PRODUCED THEREBY	RASHIDBAIGI, ABBAS

Inventor Search Completed: No Records to Display.

Search Another: Inventor

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)